

MS15P03

P-CHANNEL ENHANCEMENT MODE POWER MOSFET

BVDSS	-30V
RDS(ON)	12mΩ
ID	-15A

Description


The MS15P03 is the highest performance trench P-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The MS15P03 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Features

- Low On-Resistance
- Low Miller Charge
- Low Input Capacitance
- 100% EAS Guaranteed
- Green Device Available

Package Dimensions



Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D @ $T_C=25^\circ\text{C}$	-15	A
	I_D @ $T_C=70^\circ\text{C}$	-12	A
Pulsed Drain Current ²	I_{DM}	-31	A
Continuous Drain Current	I_D @ $T_A=25^\circ\text{C}$	-8.6	A
	I_D @ $T_A=70^\circ\text{C}$	-6.9	A
Single Pulse Avalanche Energy, $L=0.1\text{mH}^3$	E_{AS}	105	mJ
Single Pulse Avalanche Current, $L=0.1\text{mH}^3$	I_{AS}	-46	A
Total Power Dissipation	P_D @ $T_C=25^\circ\text{C}$	4.5	W
	P_D @ $T_A=25^\circ\text{C}$	1.5	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	°C

Thermal Data

Parameter	Symbol	Conditions	Max. Value	Unit
Thermal Resistance Junction-ambient ²	$R_{\theta JA}$	Steady State	85	°C/W
Thermal Resistance Junction-ambient ²	$R_{\theta JC}$	Steady State	28	°C/W

Electrical Characteristics ($T_j = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-30	-	-	V	$\text{V}_{\text{GS}}=0, \text{I}_D=-250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	-1.0	-1.65	-2.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$
Forward Transconductance	g_{fs}	-	24	-	S	$\text{V}_{\text{DS}}=-5\text{V}, \text{I}_D=-10\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current($T_j=25^\circ\text{C}$)	I_{DSS}	-	-	-1	uA	$\text{V}_{\text{DS}}=-24\text{V}, \text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS}(\text{ON})}$	-	10	12	mΩ	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-12\text{A}$
		-	16	20		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-8\text{A}$
Total Gate Charge ²	Q_g	-	21.5	-	nC	$\text{I}_D=-12\text{A}$ $\text{V}_{\text{DS}}=-15\text{V}$ $\text{V}_{\text{GS}}=-4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	8.5	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	7	-		
Turn-on Delay Time ²	$\text{T}_{\text{d}(\text{on})}$	-	7.84	-	ns	$\text{V}_{\text{DD}}=-15\text{V}$ $\text{I}_D=-1\text{A}$ $\text{V}_{\text{GS}}=-10\text{V}$ $\text{R}_G=3.3\Omega$
Rise Time	T_r	-	72.2	-		
Turn-off Delay Time	$\text{T}_{\text{d}(\text{off})}$	-	60.5	-		
Fall Time	T_f	-	23.9	-		
Input Capacitance	C_{iss}	-	2129	-	pF	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=-15\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	298	-		
Reverse Transfer Capacitance	C_{rss}	-	227	-		
Gate Resistance	R_g	-	9	-	Ω	$f=1.0\text{MHz}$

Guaranteed Avalanche Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Single Pulse Avalanche Energy ⁵	EAS	54	-	-	mJ	$\text{V}_{\text{DD}}=-25\text{V}, \text{L}=0.1\text{mH}, \text{I}_{\text{AS}}=-33\text{A}$

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Diode Forward Voltage	V_{SD}	-	-	-1.0	V	$\text{I}_S=-1\text{A}, \text{V}_{\text{GS}}=0\text{V}, \text{T}_j=25^\circ\text{C}$
Continuous Source Current ^{2,4}	I_S	-	-	-15	A	$\text{V}_G=\text{V}_D=0\text{V}, \text{Force Current}$
Pulsed Source Current ^{2,4}	I_{SM}	-	-	-31	A	
Reverse Recovery Time	t_{rr}	-	16.3	-	ns	$\text{I}_F=-6\text{A}, \text{dI}/\text{dt}=100\text{A}/\mu\text{s}, \text{T}_j=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	5.9	-	nC	

Notes: 1. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

2. $\text{R}_{\theta\text{JA}}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $\text{R}_{\theta\text{JC}}$ is guaranteed by design while $\text{R}_{\theta\text{CA}}$ is determined by the user's board design. $\text{R}_{\theta\text{JA}}$ shown below for single device operation on FR-4 in still air.
3. The Min. value is 100% EAS tested guarantee.
4. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 On-Resistance vs. Drain Current




Fig.4 Normalized $R_{DS(ON)}$ vs. T_J




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Forward Characteristics of Reverse




Fig.7 Gate Charge Characteristics




Fig.8 Capacitance Characteristics




Fig.9 Safe Operating Area




Fig.10 Power Dissipation




Fig.11 Drain Current vs. T_j




Fig.12 Transient Thermal Impedance